

UNCLASSIFIED

Defense Technical Information Center  
Compilation Part Notice

ADP015074

TITLE: Channel Recessed 4H-SiC MESFETs with  $f_{to}$  of 14.5GHz and  $F_{max}$  of 40GHz

DISTRIBUTION: Approved for public release, distribution unlimited

This paper is part of the following report:

TITLE: Proceedings IEEE Lester Eastman Conference on High Performance Devices at University of Delaware, Newark, Delaware, August 6, 7, and 8. 2002

To order the complete compilation report, use: ADA423729

The component part is provided here to allow users access to individually authored sections of proceedings, annals, symposia, etc. However, the component should be considered within the context of the overall compilation report and not as a stand-alone technical report.

The following component part numbers comprise the compilation report:  
ADP015065 thru ADP015131

UNCLASSIFIED

## Channel Recessed 4H-SiC MESFETs with $F_t$ of 14.5GHz and $F_{max}$ of 40GHz

Ho-Young Cha, Christopher I. Thomas, Goutam Koley, Hyungtak Kim,  
Lester F. Eastman, and Michael G. Spencer  
School of Electrical and Computer Engineering  
Cornell University  
Ithaca, NY 14850, USA  
(607) 255-7377

### Abstract

Channel recessed 4H-SiC MESFETs have demonstrated excellent small signal characteristics and the effect of  $\text{Si}_3\text{N}_4$  passivation on these devices has been studied in this work. A saturated current of 250-270 mA/mm and a maximum transconductance of 40-45 mS/mm were measured for these devices. The 3-terminal breakdown voltage  $V_{ds}$  ranges from 120 V to more than 150 V, depending on gate-drain spacing.  $2 \times 200 \mu\text{m}$  devices with  $0.45 \mu\text{m}$  gate length show high  $F_t$  of 14.5 GHz and  $F_{max}$  of 40 GHz. After  $\text{Si}_3\text{N}_4$  passivation, the output power and PAE were increased by 40% and 16%, respectively, for CW power measurement. Other measurements, such as, the change in surface potential and the dispersion of the drain current make it clear that the passivation of SiC MESFETs reduces the surface effects and enhances the RF power performance by suppressing the instability in DC characteristics.

### I. Introduction


SiC MESFETs have emerged as promising high power microwave devices due to unique material properties, such as, high saturated electron velocity, high breakdown field, and high thermal conductivity. Wide bandgap semiconductor devices, such as, GaN HEMTs and SiC MESFETs have been developed for high power applications and have shown great potentials in comparison to GaAs and other commercially available devices. SiC MESFETs show better linearity than GaN HEMTs but operate at lower frequencies.

In this work, channel recessed 4H-SiC MESFETs were fabricated and they have demonstrated excellent small signal characteristics, such as,  $F_t$  of 14.5GHz and  $F_{max}$  of 40GHz. The device performance was compared to the case without channel recess that has also been fabricated on the same material. The improvement in small signal characteristics can be explained by a decrease in feedback capacitance and higher aspect ratio ( $L_g/a$ ) that can enhance channel modulation and increase the ratio of  $G_m/G_o$ .

SiC MESFETs have been reported to have current instability and strong dispersion [1]. We present the effect of  $\text{Si}_3\text{N}_4$  passivation on 4H-SiC MESFETs by measuring the instability of DC drain current, the dispersion of drain current with input power, the change in surface potential, etc. The  $\text{Si}_3\text{N}_4$  passivation reduced surface trapping effect and enhanced the power performance. From our measurements, however, we found out that both the surface trapping and deep traps in the substrate can be responsible for the instability in SiC MESFETs.

## II. Device Fabrication

The material structure consisted of a semi-insulating 4H-SiC substrate, a  $0.25\ \mu\text{m}$  p-type buffer layer doped  $< 5 \times 10^{15}\ \text{cm}^{-3}$ , and a  $0.26\ \mu\text{m}$  n-type channel layer doped  $N_d = 2 \times 10^{17}\ \text{cm}^{-3}$ . The cross-sectional device designs are shown in Figure 1. Type I has no recess but type II has a channel recess region between source and drain. Source and drain regions were implanted with phosphorous. Ni deposition followed by annealing at  $980^\circ\text{C}$  resulted in a specific contact resistance of  $1.5 \times 10^{-6}\ \Omega\text{-cm}^2$ . ECR etching with a  $\text{Cl}_2/\text{CH}_4/\text{Ar}$  gas mixture was used to define the mesa and etch the channel region. The channel region between source and drain was etched  $0.06\ \mu\text{m}$  for the channel recessed device (Type II). The T-shaped gates were fabricated by multi-layer e-beam lithography process using a Cambridge EBMF10.5. The gates consisted of Ni/Pt/Au metal structure. A  $1\ \mu\text{m}$  thick Au layer was deposited as a pad and an ohmic overlay metal. PECVD  $\text{Si}_3\text{N}_4$  passivation was done before the air-bridge step. The gate length was  $0.4\ \mu\text{m}$  and  $0.45\ \mu\text{m}$  for type I and type II, respectively. The source-to-gate spacing is fixed at  $0.5\ \mu\text{m}$  and the gate-to-drain spacings varied from  $1.0\ \mu\text{m}$  to  $1.5\ \mu\text{m}$ .




(a) Normal 4H-SiC MESFET without recess (Type I)      (b) Channel recessed 4H-SiC MESFET (Type II)

Fig. 1. Cross-sectional design of 4H-SiC MESFETs utilizing phosphorus  $n^+$  implantation

## III. Results and Discussion

### A. DC and Small Signal Characteristics

Figure 2 shows typical I-V characteristics of each type. Type I (Figure 2 (a)) showed higher current density but lower transconductance and lower breakdown voltage, as expected from no recess. A saturated current of  $500\ \text{mA/mm}$  and a maximum transconductance of  $30\ \text{mS/mm}$  were measured. According to the measurement, the pinch-off voltage,  $V_{gs}$ , is estimated to be less than  $-20\text{V}$  but the devices still showed a gate leakage of a few  $\text{mA/mm}$  for drain voltages greater than  $\sim 50\text{V}$ . The 3-terminal on-state breakdown voltage of  $90\text{V}$  was observed. Type II, which had a channel recess, showed higher transconductance and breakdown voltage compared to type I. A saturated current of  $250\text{-}270\text{mA/mm}$  and a maximum transconductance of  $40\text{-}45\text{mS/mm}$  were measured. Negligible gate leakage ( $< \text{nA/mm}$ ) was observed and a pinch-off voltage,  $V_{gs} \sim -8\text{V}$  was measured. The off-state 3-terminal breakdown voltage,  $V_{ds}$ , range from  $120\ \text{V}$  to more than  $150\ \text{V}$  at  $V_{gs} = -14\text{V}$ , depending on gate-drain spacing.



(a) Type I, Top trace is for  $V_{gs} = 0V$ ,  $\Delta V = -2V$       (b) Type II, Top trace is for  $V_{gs} = 0V$ ,  $\Delta V = -1 V$

Fig. 2. I-V characteristics of each type of devices

The unit current gain cut-off frequency ( $F_t$ ) and maximum oscillation frequency ( $F_{max}$ ) were extracted from s-parameters measured on-wafer using HP8510 network analyzer. This small signal measurement was done at  $V_{ds} = 20V$  and  $V_{gs} = -2V$ . Table I shows the values of  $F_t$  and  $F_{max}$  for each type of devices.

Table I. Small signal characteristics

	Cutt-off frequency ( $F_t$ )		Maximum oscillation frequency ( $F_{max}$ )	
	Type I	Type II	Type I	Type II
2 x 100 $\mu m$	12.6 GHz	13.8 GHz	28 GHz	41 GHz
2 x 200 $\mu m$	N.A.	14.5 GHz	N.A.	40 GHz
2 x 300 $\mu m$	15.0 GHz	15.4 GHz	23 GHz	33 GHz
2 x 500 $\mu m$	18 GHz	16.0 GHz	17 GHz	18 GHz

We observed a trend in the small signal measurements with different unit gate width. The cut-off frequency increases with unit gate width due to higher gate capacitance. It is more significant on type I than type II. The highest  $F_t$  of 18GHz was obtained for 2 x 500  $\mu m$  type I devices. As for shorter gate widths, higher  $F_t$  and  $F_{max}$  were obtained for type II devices. 2 x 200  $\mu m$  type II devices demonstrated excellent  $F_t$  and  $F_{max}$  of 14.5 GHz and 40 GHz, respectively. Especially,  $F_{max}$  was significantly improved compared to type I (with  $F_{max}$  of 28 GHz). The improvement in small signal characteristics can be explained by considering the aspect ratio and feedback capacitance. The  $F_t$  and  $F_{max}$  of the device can be expressed by,

$$F_t = \frac{G_m}{2 \cdot \pi \cdot (C_{gs} + C_{gd})} \quad (1)$$

$$F_{max} = \frac{F_t}{\sqrt{4 \frac{G_o}{G_m} \left( G_m \cdot R_t + \frac{R_s + R_g}{1/G_m + R_s} \right) + \frac{4}{5} \frac{C_{gd}}{C_{gs}} \left( 1 + \frac{2.5 C_{gd}}{C_{gs}} \right) (1 + G_m \cdot R_s)^2}} \quad (2)$$

The behavior of  $f_{\max}$  is considerably more complicated since its value depends on the device resistances and feedback capacitance. The channel recess makes the depletion region between gate and drain extend more toward the edge of the drain, which can contribute to the decrease in the feedback capacitance. The channel recess also leads to higher aspect ratio ( $L_g/a$ ), which improves channel modulation and increases the ratio of  $G_m/G_o$ . Therefore, the combination of high  $F_b$ ,  $C_{gs}/C_{gd}$ , and  $G_m/G_o$  is a possible explanation for this dramatic improvement of  $F_{\max}$ .

### B. Current Instability and Passivation

SiC MESFETs have been reported to have current instability and strong dispersion. This phenomenon has been reported using a pulse IV measurement [1]. In this work, we illustrate this phenomenon by measuring IV characteristics using different bias sweeping method and surface potential using surface probing technique. These measurements were repeated under the same conditions after  $\text{Si}_3\text{N}_4$  passivation. Figure 3 (a) shows the current instability of type II before passivation. Three different voltage sweeping were performed as followings.

- (1) Case I ( $-\square-$ ) : From  $V_{gs} = 0\text{V}$  to  $V_{gs} = -10\text{V}$  with 100sec time interval between sweeps  
From  $V_{ds} = 0\text{V}$  to  $V_{ds} = 20\text{V}$  (forward) at each gate bias
- (2) Case II ( $-\times-$ ) : From  $V_{gs} = 0\text{V}$  to  $V_{gs} = -10\text{V}$ , No time interval  
From  $V_{ds} = 0\text{V}$  to  $V_{ds} = 20\text{V}$  (forward) at each gate bias
- (1) Case III ( $----$ ) : From  $V_{gs} = -10\text{V}$  to  $V_{gs} = 0\text{V}$ , No time interval  
From  $V_{ds} = 20\text{V}$  to  $V_{ds} = 0\text{V}$  (backward) at each gate bias

The gate voltage step was 1V, but only the cases of  $V_{gs} = 0\text{V}$ ,  $-2\text{V}$ ,  $-4\text{V}$ , and  $-6\text{V}$  were plotted for better understanding. The measurement for case I ( $-\square-$ ) was done with the time interval of 100sec between each gate voltage sweep while the others were done continuously. The time interval of 100sec is assumed to be enough to recover the state. Top two traces in Figure 3 are consistent with each other because of the same initial condition. We found discrepancy among different sweeping methods. For case II ( $-\times-$ ), current lag was observed and it was more significant at low drain voltages. The current recovers after reaching higher drain voltages. We speculate that trapping of electrons at the surface states and deep states in the substrate affect current lag phenomenon. With applied high drain bias, electrons can tunnel from the gate and move across the surface depletion region getting trapped at the surface states. In addition, electrons in the channel can pass through thin p-type buffer layer which is fully depleted under the high reverse bias condition and get trapped in the deep states present in the substrate [2]. Even after the drain voltage is disconnected (after the first sweep), the trapped electrons remain until they are slowly detrapped from the states. Consequently, unintentional depletion region is formed near the surface and lower channel region by the remaining electrons. Now, the channel area becomes thinner compared to the initial condition so that the channel current becomes lower. In the next sweep, this unintentional depletion region becomes covered by the extension of the gate-to-drain depletion and the p-n junction depletion as the applied drain voltage becomes higher again. Therefore, the current level recovers at higher drain bias region. Reasonably, this lag phenomenon is more serious for case III ( $----$ ) because the higher field was applied between gate and drain at the previous sweep. Figure 3 (b) shows the same measurement result after passivation. Similar trends were observed but with noticeable improvement after passivation. This improvement was observed more significantly for the normal devices without channel recess.

To verify the effect of passivation on the surface, we also measured surface potential by using Kelvin probe technique. Detailed measurement procedures have been described elsewhere [3]. After stressing the device for 2 minutes with the drain voltage of 20V under the pinch-off condition, surface potential was measured versus time. Figure 4 shows the recovery of surface current versus time before and after passivation. Much faster recovery was observed after passivation, which proves that passivation reduces surface effect. In Figure 3 (b), however, current instability was not improved significantly. Surface treatment reduces instability, but not completely. We propose that current instability is caused not only by surface traps but also by deep traps in the substrate.




Fig. 3. Current instability before and after passivation (—□— : Forward drain voltage sweep with the time interval of 100sec for each gate bias, —×— : Forward drain voltage sweep from  $V_{gs} = 0$  V toward  $-10$  V without time interval, — : Backward drain voltage sweep from  $V_{gs} = -10$  V toward  $0$  V without time interval)




Fig. 4. The recovery of the surface current before and after passivation

Figure 5 shows the gate leakage current measured before and after passivation. Lower leakage current was observed after passivation for lower drain bias. However, it increases rapidly for higher drain bias in comparison to those before passivation. Passivation seems to prevent electrons from tunneling from the gate for lower drain bias but accelerate the tunneling mechanism for higher drain bias. The tunneling mechanism is closely related to temperature. Increased temperature on the surface around the gate in the high field region produces a decreased threshold voltage for the tunnel leakage so that thermally induced electrons can easily tunnel from the gate. [4] We speculate that it is more difficult to eliminate the increased surface temperature after passivation because the surface is blocked by passivation film. The thermal conductivity of  $\text{Si}_3\text{N}_4$  is much less than that of  $\text{SiC}$ . Therefore, although passivation reduces the surface effect and suppress gate leakage for lower drain bias, more electrons can tunnel from the gate for higher drain bias by obtaining the thermal energy. These electrons flow toward the drain edge for higher drain bias, while most tunneling electrons can't arrive at the drain edge for lower drain bias. Moreover, passivation reduces the number of trapped electrons and therefore induces more electrons to reach the drain edge for higher drain bias. This can explain why the breakdown voltage reduces after passivation although the gate leakage current is lower for lower drain bias.




Fig. 5. Gate leakage current before and after passivation.

As shown previously, the channel recess resulted in lower saturation current but higher breakdown voltage. Figure 6 shows CW power measurements before and after passivation. CW power measurement was performed at 4 GHz with  $V_{ds}=30$  V due to our measurement system limitation. The output power, gain, and PAE are plotted in Figure 6 (a) and the drain and gate current are plotted in Figure 6 (b). The unpassivated device showed output power density of 0.6 W/mm with the power gain of 15 dB and PAE of 20 %. Due to insufficient power sweeping at low drain bias, it showed relatively low output power. Compared to normal devices, the output power is a little lower but the power gain and PAE were improved. Especially, as expected from thinner channel region, the power gain was increased significantly, by a factor of 2. After passivation, the output power density of 0.85 W/mm was measured with PAE of 25% and a similar power gain for the channel recessed device. Although, the saturated current became lower after passivation, the output power and PAE were improved. This can be explained by investigating the drain current behavior versus input power in Figure 6 (b). While the drain current decreased continuously by 20-30% with input power before passivation, it decreased much less after passivation. This resulted in higher output power density and PAE compared to the unpassivated device for higher input power levels. The current drop reflects the instability in DC drain current shown in Figure 3.




Fig. 6. CW power measurement before and after passivation at 4GHz ( $V_{ds}=30V$ )  
(Dashed lines : Before passivation, Solid lines : After passivation)

#### IV. Conclusion

Channel recessed 4H-SiC MESFETs have been fabricated and compared to normal devices without channel recess. The channel recess resulted in lower saturated current but higher breakdown voltage and excellent small signal characteristics. The cut-off frequency of 14.5 GHz and the maximum oscillation frequency of 40 GHz were measured on  $2 \times 200 \mu m$  devices with a gate length of  $0.45 \mu m$ .

The current instability was observed by measuring I-V characteristics and surface potential.  $Si_3N_4$  passivation improved current instability by reducing surface effects but cannot eliminate it completely. From these measurements, we propose that trapped electrons both on the surface and in the substrate modulate channel thickness by producing unintentional depletion region and therefore reducing the drain current.

Passivation reduces the gate leakage current for lower drain bias, but accelerates tunneling mechanism for higher drain bias. We speculate that the passivation film deposited on the surface makes it difficult to eliminate the increased surface temperature due to lower thermal conductivity. Therefore, thermally induced electrons can easily tunnel from the gate in the high field region and flow toward the drain to accelerate breakdown mechanism. Passivation also improves RF performance by suppressing the drain current dispersion with input power.

From our measurements,  $Si_3N_4$  passivation on SiC MESFETs enhances device performance noticeably by the reduction of surface effects. However, it doesn't seem to be enough to completely eliminate the current instability. More study of deep traps in the substrate should be performed.



### References

- [1] K.P. Hilton, M.J. Uren, D.G. Hayes, P. Wilding, B. Smith, "Suppression of instabilities in 4H-SiC microwave MESFETs", IEEE International Symposium on High Performance Electron Devices for Microwave and Optoelectronic Applications, 2000, pp. 67-70,
- [2] O. Noblanc, C. Arnodo, C. Dua, E. Chartier, and C. Brylinski, "Progress in the use of 4H-SiC semi-insulating wafers for microwave power MESFETs", Materials Science & Engineering, B61, 62(1999) p.339
- [3] G. Koley and M. G. Spencer, "Surface potential measurements on GaN and AlGaIn/GaN heterostructures by scanning Kelvin probe microscopy", Journal of Applied Physics, 2001, vol. 90, No. 1, pp. 337-344.
- [4] R. R. Trew and U.K. Mishra, "Gate breakdown in MESFET's and HEMT's", IEEE Electron Device Letters, vol. 12, no. 10, 1991, pp. 524-526

### Acknowledgements

This work was supported by the GE Corporate Research & Development and was performed in part at the Cornell Nanofabrication Facility (a member of the National Nanofabrication Users Network).